

WHAT IS CLAIMED IS:

1. A floating gate transistor, comprising:
  - a first source/drain region and a second source/drain region separated by a channel region in a substrate;
  - a floating gate opposing the channel region and separated therefrom by a gate oxide;
  - a control gate opposing the floating gate; and
  - wherein the control gate is separated from the floating gate by a low tunnel barrier intergate insulator.
2. The floating gate transistor of claim 1, wherein the low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of lead oxide ( $PbO$ ) and aluminum oxide ( $Al_2O_3$ ).
3. The floating gate transistor of claim 1, wherein the low tunnel barrier intergate insulator includes a transition metal oxide.
4. The floating gate transistor of claim 3, wherein the transition metal oxide is selected from the group consisting of  $Ta_2O_5$ ,  $TiO_2$ ,  $ZrO_2$ , and  $Nb_2O_5$ .
5. The floating gate transistor of claim 1, wherein the low tunnel barrier intergate insulator includes a Perovskite oxide tunnel barrier.
6. The floating gate transistor of claim 1, wherein the floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

7. The floating gate transistor of claim 5, wherein the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.
8. The floating gate transistor of claim 1, wherein the floating gate transistor includes an n-channel type floating gate transistor.
9. A vertical non volatile memory cell, comprising:
  - a first source/drain region formed on a substrate;
  - a body region including a channel region formed on the first source/drain region;
  - a second source/drain region formed on the body region;
  - a floating gate opposing the channel region and separated therefrom by a gate oxide;
  - a control gate opposing the floating gate; and
  - wherein the control gate is separated from the floating gate by a low tunnel barrier intergate insulator.
10. The vertical non volatile memory cell of claim 8, wherein the low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al<sub>2</sub>O<sub>3</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, and Nb<sub>2</sub>O<sub>5</sub>.
11. The vertical non volatile memory cell of claim 8, wherein the floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

12. The vertical non volatile memory cell of claim 10, wherein the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.
13. The vertical non volatile memory cell of claim 8, wherein the floating gate includes a vertical floating gate formed alongside of the body region.
14. The vertical non volatile memory cell of claim 12, wherein the control gate includes a vertical control gate formed alongside of the vertical floating gate.
15. The vertical non volatile memory cell of claim 8, wherein the floating gate includes a horizontally oriented floating gate formed alongside of the body region.
16. The vertical non volatile memory cell of claim 14, wherein the control gate includes a horizontally oriented control gate formed above the horizontally oriented floating gate.
17. A non-volatile memory cell, comprising:
  - a first source/drain region and a second source/drain region separated by a channel region in a substrate;
  - a polysilicon floating gate opposing the channel region and separated therefrom by a gate oxide;
  - a first metal layer formed on the polysilicon floating gate;
  - a metal oxide intergate insulator formed on the metal layer;
  - a second metal layer formed on the metal oxide intergate insulator; and
  - a polysilicon control gate formed on the second metal layer.

18. The non-volatile memory cell of claim 16, wherein first and the second metal layers are lead and the metal oxide intergate insulator is lead oxide (PbO).
19. The non-volatile memory cell of claim 16, wherein the first and second metal layer are aluminum and the metal oxide intergate insulator is aluminum oxide ( $\text{Al}_2\text{O}_3$ ).
20. The non-volatile memory cell of claim 16, wherein the first and the second metal layers include transition metal layers and the metal oxide intergate insulator includes a transition metal oxide intergate insulator.
21. The non-volatile memory cell of claim 19, wherein the transition metal oxide is selected from the group consisting of  $\text{Ta}_2\text{O}_5$ ,  $\text{TiO}_2$ ,  $\text{ZrO}_2$ , and  $\text{Nb}_2\text{O}_5$ .
22. The non-volatile memory cell of claim 19, wherein the metal oxide intergate insulator includes a Perovskite oxide intergate insulator.
23. The non-volatile memory cell of claim 16, wherein the floating gate transistor includes a vertical floating gate transistor.
24. A flash memory array, comprising:
  - a number of non-volatile memory cells, wherein each non-volatile memory cell includes:
    - a first source/drain region and a second source/drain region separated by a channel region;
    - a floating gate opposing the channel region and separated therefrom by a gate oxide;
    - a control gate opposing the floating gate; and

wherein the control gate is separated from the floating gate by a low tunnel barrier intergate insulator;

a number of sourcelines coupled to the first source/drain regions along a first selected direction in the flash memory array;

a number of control gate lines coupled to the control gates along a second selected direction in the flash memory array; and

a number of bitlines coupled to the second source/drain regions along a third selected direction in the flash memory array.

25. The flash memory array of claim 22, wherein the low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al<sub>2</sub>O<sub>3</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, and Nb<sub>2</sub>O<sub>5</sub>.
26. The flash memory array of claim 22, wherein the floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.
27. The flash memory array of claim 22, wherein the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.
28. The flash memory array of claim 22, wherein the second selected direction and the third selected direction are parallel to one another and orthogonal to the first selected direction, and wherein the number of control gate lines serve as address lines.
29. The flash memory array of claim 22, wherein the first selected direction and the third selected direction are parallel to one another and orthogonal to the second

selected direction, and wherein the number of control gate lines serve as address lines.

30. The flash memory array of claim 22, wherein the first selected direction and the second selected direction are parallel to one another and orthogonal to the third selected direction, and wherein the number of bitlines serve as address lines.

31. An array of flash memory cells, comprising:

a number of pillars extending outwardly from a substrate, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region; a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide;

a number of control gates opposing the floating gates; a number of buried sourcelines disposed below the number of pillars and coupled to the first source/drain regions along a first selected direction in the array of memory cells;

a number of control gate lines formed integrally with the number of control gates along a second selected direction in the array of flash memory cells, wherein the number of control gates are separated from the floating gates by a low tunnel barrier intergate insulator; and

a number of bitlines coupled to the second source/drain regions along a third selected direction in the array of flash cells.

32. The array of flash memory cells of claim 29, wherein the low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al<sub>2</sub>O<sub>3</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, and Nb<sub>2</sub>O<sub>5</sub>.

33. The array of flash memory cells of claim 29, wherein each floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

34. The array of flash memory cells of claim 29, wherein each control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

35. The array of flash memory cells of claim 29, wherein each floating gate is a vertical floating gate formed in a trench below a top surface of each pillar such that each trench houses a pair of floating gates opposing the body regions in adjacent pillars on opposing sides of the trench.

36. The array of flash memory cells of claim 33, wherein the plurality of control gate lines are formed in the trench below the top surface of the pillar and between the pair of floating gates, wherein each pair of floating gates shares a single control gate line, and wherein each floating gate includes a vertically oriented floating gate having a vertical length of less than 100 nanometers.

37. The array of flash memory cells of claim 33, wherein the plurality of control gate lines are formed in the trench below the top surface of the pillar and between the pair of floating gates such that each trench houses a pair of control gate lines each addressing the floating gates one on opposing sides of the trench respectively, and wherein the pair of control gate lines are separated by an insulator layer.

38. The array of flash memory cells of claim 33, wherein the plurality of control gate lines are disposed vertically above the floating gates, and wherein each pair of floating gates shares a single control gate line.

39. The array of flash memory cells of claim 33, wherein the plurality of control gate lines are disposed vertically above the floating gates, and wherein each one of the pair of floating gates is addressed by an independent one of the plurality of control gate lines.

40. The array of flash memory cells of claim 29, wherein each floating gate is a horizontally oriented floating gate formed in a trench below a top surface of each pillar such that each trench houses a floating gate opposing the body regions in adjacent pillars on opposing sides of the trench, and wherein each horizontally oriented floating gate has a vertical length of less than 100 nanometers opposing the body region of the pillars.

41. The array of flash memory cells of claim 38, wherein the plurality of control gate lines are disposed vertically above the floating gates.

42. An electronic system, comprising:  
a processor; and  
a memory device coupled to the processor, wherein the memory device includes an array of flash memory cells, comprising:  
a number of pillars extending outwardly from a substrate, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region;  
a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide;  
a number of control gates opposing the floating gates;  
a number of buried sourcelines disposed below the number of pillars and coupled to the first source/drain regions along a first selected direction in the array of memory cells;

a number of control gate lines formed integrally with the number of control gates along a second selected direction in the array of flash memory cells, wherein the number of control gates are separated from the floating gates by a low tunnel barrier intergate insulator; and  
a number of bitlines coupled to the second source/drain regions along a third selected direction in the array of flash cells.

43. The electronic system of claim 40, wherein the low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al<sub>2</sub>O<sub>3</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, and Nb<sub>2</sub>O<sub>5</sub>.

44. The electronic system of claim 40, wherein each floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

45. The electronic system of claim 40, wherein each control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

46. The electronic system of claim 40, wherein each floating gate is a vertical floating gate formed in a trench below a top surface of each pillar such that each trench houses a pair of floating gates opposing the body regions in adjacent pillars on opposing sides of the trench.

47. The electronic system of claim 44, wherein the plurality of control gate lines are formed in the trench below the top surface of the pillar and between the pair of floating gates, wherein each pair of floating gates shares a single control gate line,

and wherein each floating gate includes a vertically oriented floating gate having a vertical length of less than 100 nanometers.

48. The electronic system of claim 44, wherein the plurality of control gate lines are formed in the trench below the top surface of the pillar and between the pair of floating gates such that each trench houses a pair of control gate lines each addressing the floating gates one on opposing sides of the trench respectively, and wherein the pair of control gate lines are separated by an insulator layer.

49. The electronic system of claim 44, wherein the plurality of control gate lines are disposed vertically above the floating gates, and wherein each pair of floating gates shares a single control gate line.

50. The electronic system of claim 44, wherein the plurality of control gate lines are disposed vertically above the floating gates, and wherein each one of the pair of floating gates is addressed by an independent one of the plurality of control lines.

51. The electronic system of claim 40, wherein each floating gate is a horizontally oriented floating gate formed in a trench below a top surface of each pillar such that each trench houses a floating gate opposing the body regions in adjacent pillars on opposing sides of the trench, and wherein each horizontally oriented floating gate has a vertical length of less than 100 nanometers opposing the body region of the pillars.

52. The electronic system of claim 49, wherein the plurality of control gate lines are disposed vertically above the floating gates.

53. A method of forming a floating gate transistor, comprising:

- forming a first source/drain region and a second source/drain region separated by a channel region in a substrate;
- forming a floating gate opposing the channel region and separated therefrom by a gate oxide;
- forming a control gate opposing the floating gate; and
- forming a low tunnel barrier intergate insulator to separate the control gate from the floating gate.

54. The method of claim 51, wherein forming the low tunnel barrier intergate insulator includes forming a metal oxide insulator selected from the group consisting of lead oxide (PbO) and aluminum oxide ( $\text{Al}_2\text{O}_3$ ).

55. The method of claim 51, wherein forming the low tunnel barrier intergate insulator includes forming a transition metal oxide insulator.

56. The method of claim 53, wherein forming the transition metal oxide insulator includes forming the transition metal oxide insulator selected from the group consisting of  $\text{Ta}_2\text{O}_5$ ,  $\text{TiO}_2$ ,  $\text{ZrO}_2$ , and  $\text{Nb}_2\text{O}_5$ .

57. The method of claim 51, wherein forming the floating gate includes forming a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

58. The method of claim 51, wherein forming the control gate includes a forming a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

59. A method for forming an array of flash memory cells, comprising:

- forming a number of pillars extending outwardly from a substrate, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region;
- forming a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide;
- forming a number of control gates opposing the floating gates;
- forming a number of buried sourcelines disposed below the number of pillars and coupled to the first source/drain regions along a first selected direction in the array of memory cells;
- forming a number of control gate lines formed integrally with the number of control gates along a second selected direction in the array of flash memory cells, wherein the number of control gates lines are separated from the floating gates by a low tunnel barrier intergate insulator; and
- forming a number of bitlines coupled to the second source/drain regions along a third selected direction in the array of flash cells.

60. The method of claim 57, wherein forming the low tunnel barrier intergate insulator includes forming a metal oxide insulator selected from the group consisting of PbO, Al<sub>2</sub>O<sub>3</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, and Nb<sub>2</sub>O<sub>5</sub>.

61. The method of claim 57, wherein forming each floating gate includes forming a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

62. The method of claim 57, wherein forming each control gate includes forming a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

63. The method of claim 57, wherein forming each floating gate includes forming a vertical floating gate in a trench below a top surface of each pillar such that each trench houses a pair of floating gates opposing the body regions in adjacent pillars on opposing sides of the trench.

64. The method of claim 61, wherein forming the plurality of control gate lines includes forming each control gate line in the trench below the top surface of the pillar and between the pair of floating gates, wherein each pair of floating gates shares a single control gate line, and wherein each floating gate includes a vertically oriented floating gate having a vertical length of less than 100 nanometers.

65. The method of claim 61, wherein forming the plurality of control gate lines includes forming a pair of control gate lines in each trench below the top surface of the pillar and between the pair of floating gates such that each control gate line addresses a floating gate on opposing sides of the trench respectively, and wherein the pair of control gate lines are separated by an insulator layer.

66. The method of claim 61, wherein forming the plurality of control gate lines includes forming the control gate lines such that the control gate lines are disposed vertically above the floating gates such that each pair of floating gates shares a single control gate line.

67. The method of claim 61, wherein forming the plurality of control gate lines includes forming the control gate lines such that the control gate lines are disposed vertically above the floating gates, and forming the plurality of control lines such that each one of the pair of floating gates is addressed by an independent one of the plurality of control lines.

68. The method of claim 57, wherein forming each floating gate includes forming a horizontally oriented floating gate in a trench below a top surface of each pillar such that each trench houses a floating gate opposing the body regions in adjacent pillars on opposite sides of the trench, and wherein each horizontally oriented floating gate has a vertical length of less than 100 nanometers opposing the body region of the pillars.

69. The method of claim 66, wherein the forming the plurality of control gate lines includes forming the control gate lines such that the control gate lines are disposed vertically above the floating gates.

70. A method for operating a non-volatile memory cell, comprising:  
writing to a floating gate of the non-volatile memory cell using channel hot electron injection, wherein the non-volatile memory cell includes:  
a first source/drain region and a second source/drain region separated by a channel region in a substrate;  
a floating gate opposing the channel region and separated therefrom by a gate oxide;  
a control gate opposing the floating gate; and  
wherein the control gate is separated from the floating gate by a low tunnel barrier intergate insulator;  
erasing charge from the floating gate by tunneling electrons off of the floating gate and onto the control gate.

71. The method of claim 68, wherein erasing charge from the floating gate by tunneling electrons off of the floating gate and onto the control gate further includes:  
providing a negative voltage to the substrate; and  
providing a large positive voltage to the control gate.

72. The method of claim 68, wherein the method further includes writing to the floating gate by tunneling electrons from the control gate to the floating gate.

73. The method of claim 69, wherein writing to the floating gate by tunneling electrons from the control gate to the floating gate further includes:

- applying a positive voltage to the substrate; and
- applying a large negative voltage to the control gate.

74. The method of claim 69, wherein erasing charge from the floating gate by tunneling electrons off of the floating gate and onto the control gate includes tunneling electrons from the floating gate to the control gate through a low tunnel barrier intergate insulator.

75. The method of claim 72, wherein tunneling electrons from the floating gate to the control gate through a low tunnel barrier intergate insulator includes tunneling electrons from the floating gate to the control gate through a low tunnel barrier intergate insulator selected from the group consisting of PbO, Al<sub>2</sub>O<sub>3</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, and Nb<sub>2</sub>O<sub>5</sub>.

76. The method of claim 72, wherein tunneling electrons from the floating gate to the control gate through a low tunnel barrier intergate insulator includes tunneling electrons from a metal layer formed on the floating gate in contact with the low tunnel barrier intergate insulator to a metal layer formed on the control gate and also in contact with the low tunnel barrier intergate insulator.

77. A method for operating an array of flash memory cells, comprising:

writing to one or more floating gates for a number of non-volatile memory cells in the array of flash memory cells using channel hot electron injection, the array of flash memory cells includes:

- a number of pillars extending outwardly from a substrate, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region;
- a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide;
- a number of control gates opposing the floating gates;
- a number of buried sourcelines disposed below the number of pillars and coupled to the first source/drain regions along a first selected direction in the array of memory cells;
- a number of control gate lines formed integrally with the number of control gates along a second selected direction in the array of flash memory cells, wherein the number of control gates lines are separated from the floating gates by a low tunnel barrier intergate insulator; and
- a number of bitlines coupled to the second source/drain regions along a third selected direction in the array of flash cells; and

erasing charge from the one or more floating gates by tunneling electrons off of the one or more floating gates and onto the number of control gates.

78. The method of claim 75, wherein erasing charge from the one or more floating gates by tunneling electrons off of the floating gate and onto the number of control gate further includes:

providing a negative voltage to a substrate of one or more non-volatile memory cells; and

providing a large positive voltage to the control gate for the one or more non-volatile memory cells.

79. The method of claim 76, wherein the method further includes erasing an entire row of non-volatile memory cells by providing a negative voltage to all of the substrates along an entire row of non-volatile memory cells and providing a large positive voltage to all of the control gates along the entire row of non-volatile memory cells.

80. The method of claim 76, wherein the method further includes erasing an entire block of non-volatile memory cells by providing a negative voltage to all of the substrates along multiple rows of non-volatile memory cells and providing a large positive voltage to all of the control gates along the multiple rows of non-volatile memory cells.

5

10

15

20